[Libre-soc-bugs] [Bug 506] 8x VDD VSS pins needed in ioring

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=506

--- Comment #8 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
jean-paul this is what i have created.  it is... "excessive" however
will illustrate the point, very well.  a "real" (28/14/7nm) SoC will
have *more* clock/voltage domains than this!

i will push this to pinmux and soclayout so you can run it yourself and
see what you think.

the results will be displayed by "make pinmux" before being put into
coriolis2/ls180/litex_pinpads.json


chip['chip.domains'] = {'GPIO': ['p_gpio_8',
          'p_gpio_9',
          'p_gpio_10',
          ....
          .....
          'p_gpio_6',
          'p_gpio_7'],
 'JTAG': ['p_jtag_tms', 'p_jtag_tdi', 'p_jtag_tdo', 'p_jtag_tck'],
 'SD': ['p_sdcard_cmd',
        'p_sdcard_clk',
        'p_sdcard_data0',
        'p_sdcard_data1',
        'p_sdcard_data2',
        'p_sdcard_data3'],
 'SDR': ['p_sdram_dm_0',
         'p_sdram_dq_0',
         'p_sdram_a_2',
         'p_sdram_a_3',
         'p_sdram_a_4',
         ...
         ]
 'TWI': ['p_i2c_sda', 'p_i2c_scl'],
 'UART': ['p_uart_tx', 'p_uart_rx']}

and:

chip['chip.clocks'] = 
     {'MSPI': 'p_spi_master_clk',
      'SD': 'p_sdcard_clk',
      'SDR': 'p_sdram_clock',
      'TWI': 'p_i2c_scl'}

-- 
You are receiving this mail because:
You are on the CC list for the bug.