On Mon, Nov 16, 2020 at 5:31 PM Cole Poirier <colepoirier at gmail.com> wrote: cole how you getting on with your priority task to review the JTAG connections? https://libre-soc.org/HDL_workflow/ECP5_FPGA/ l.