[Libre-soc-bugs] [Bug 1086] ls2 verilator sim - setting up chroot and documentation

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue May 23 17:04:24 BST 2023


--- Comment #13 from Andrey Miroshnikov <andrey at technepisteme.xyz> ---
(In reply to Andrey Miroshnikov from comment #12)
> Calling 'make microwatt-verilator' fails
> %Error: Exiting due to too many errors encountered; --error-limit=50
> The errors that are occuring at to do with the timescale:
> %Error-TIMESCALEMOD: ls2.v:5:8: Timescale missing on this module as other
> modules have it (IEEE 1800-2017

After hunting through the mailing list I found that Tobias went through a
similar experience trying to get ls2 verilator sim working:

To check, I commented out lines #78-79:

So the verilator command must be failing. Any ideas and/or past experience as
to why it might be failing?

Before the timescalemod errors, there was one warning about a missing pin:
%Warning-PINMISSING: ls2.v:47044:21: Cell has missing pin: 'insn'
47044 |   external_core_top core_top (
      |                     ^~~~~~~~
                     ... Use "/* verilator lint_off PINMISSING */" and lint_on
around source to disable this message.

But this shouldn't be causing the program to stop.

Tobias had not mentioned how he fixed it.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list