[Libre-soc-bugs] [Bug 1086] ls2 verilator sim - setting up chroot and documentation

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon May 22 18:41:33 BST 2023


https://bugs.libre-soc.org/show_bug.cgi?id=1086

--- Comment #12 from Andrey Miroshnikov <andrey at technepisteme.xyz> ---
(In reply to Luke Kenneth Casson Leighton from comment #11)
> 
> jinja2 may need install from source and/or specific version.
> should be fine with deb 10 packages.

The python3-jinja2 (version 2.10-2) already comes from deb10 oldstable, so
probably need to compile from source. I won't pursue it for now however.


As for verilator sim, additional dev script needs to be called
./verilator-install

Then compiling hello world binary to start at 0xff000000.

Then calling
python3 src/ls2.py sim /tmp/ff000000_hw.bin
to generate the ls2.v

Calling 'make microwatt-verilator' fails
%Error: Exiting due to too many errors encountered; --error-limit=50

The errors that are occuring at to do with the timescale:
%Error-TIMESCALEMOD: ls2.v:5:8: Timescale missing on this module as other
modules have it (IEEE 1800-2017 3.14.2.2)
%Error-TIMESCALEMOD: ls2.v:1285:8: Timescale missing on this module as other
modules have it (IEEE 1800-2017 3.14.2.2)
%Error-TIMESCALEMOD: ls2.v:1370:8: Timescale missing on this module as other
modules have it (IEEE 1800-2017 3.14.2.2)
...

All 50 occurred on uart_top (but I'm guessing this error would occur elsewhere
if the error limit was higher).

Examples for where errors occurred on lines 5, 1285, 1370 of generated ls2.v:
module \U$$0$10 (clk, sink__valid, sink__ready, sink__payload__we,
sink__payload__addr, source__valid, source__ready, source__first, source__last,
source__payload__we, source__payload__addr, rst);
module \U$$0 (clk, activate, activate_row, precharge, write_data, write_mask,
write, write_col, read, read_col, read_data, rst);
module \U$$0$17 (clk, sink__valid, sink__ready, sink__payload__we,
sink__payload__addr, source__valid, source__ready, source__first, source__last,
source__payload__we, source__payload__addr, rst);

Is there something missing during the ls2.py script?

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-soc-bugs mailing list