[Libre-soc-bugs] [Bug 1072] implement fcvt/fmv instructions in ISACaller (ls006)

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed May 10 09:30:20 BST 2023


https://bugs.libre-soc.org/show_bug.cgi?id=1072

--- Comment #18 from Jacob Lifshay <programmerjake at gmail.com> ---
I started implementing the binary-floating-point working format used by most of
the PowerISA spec's bfp_* functions. This is complex since it needs a sliceable
MSB0 real number type for `significand`, which I wrote as a wrapper around
Fraction. bit 0 is the first fractional bit, since that is what the PowerISA
spec expects. SelectableInt is insufficient since we can need more than 256
bits and we will want support for values that overflow beyond bit 0 to bit -1,
-2, ...

https://git.libre-soc.org/?p=openpower-isa.git;a=commitdiff;h=a026c3d701109437ca75eb0b84794f5ed2ddeed7

initial data-structure code, still needs tests

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-soc-bugs mailing list