[Libre-soc-bugs] [Bug 917] pysvp64dis: support SVP64 disassembly

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=917

--- Comment #35 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
$ echo "sv.isel 10,20,30,33" | pysvp64asm > svisel.tst.s
$ powerpc64le-linux-gnu-as svisel.tst.s 
$ powerpc64le-linux-gnu-objdump -D ./a.out
$ echo -n -e '\x40\x00\x40\x05\x5e\xf0\x54\x7d' | pysvp64dis -v

40 00 40 05    sv.isel r10,r20,r30,33
5e f0 54 7d   
    BC (scalar)
        000100001
        {0}, {0}, {0}, 25, 53, 54, 55, 56, 57

        extra2[3]

$ echo "sv.isel 10,20,30,*33" | pysvp64asm > svisel.tst.s
echo -n -e '\xc0\x00\x40\x05\x5e\xf0\x54\x7d' | pysvp64dis -v

c0 00 40 05    sv.isel r10,r20,r30,*33
5e f0 54 7d    

    BC (vector)
        000100001
        53, 54, 55, 25, {0}, {0}, {0}, 56, 57
        extra2[3]

-- 
You are receiving this mail because:
You are on the CC list for the bug.