[Libre-soc-bugs] [Bug 887] implement fmvis and 2nd-half variant

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=887

--- Comment #1 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
discussion:

https://libre-soc.org/irclog/%23libre-soc.2022-07-11.log.html#t2022-07-11T19:54:09

to get sv/trans/svp64.py to recognise that it means scheduling a
secondary task for Dmitry to also ensure that binutils has corresponding
support. that's not something that's coverable by this budget, so can
it please be left for another time, i don't want to overload Dmitry.

adding support for hexadecimal into svp64.py, though, no problem at all.
it should be in theory easy to add here:
   
https://git.libre-soc.org/?p=openpower-isa.git;a=blob;f=src/openpower/sv/trans/svp64.py;hb=HEAD#l48

-- 
You are receiving this mail because:
You are on the CC list for the bug.