[Libre-soc-dev] PLL integration
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Mon May 24 21:46:13 BST 2021
On Monday, May 24, 2021, Jean-Paul Chaput <Jean-Paul.Chaput at lip6.fr> wrote:
> Yes... In my wrapper I did rename it automatically into "out_v".
> I add "_v" to any VHDL keyword used as identifier.
> I would prefer to keep, as much as possible, to stick to the original
> names because they match the ones of the GDSII supplied by Dimitri.
except, the name is "out" in the GDSII file.
therefore the wrapper creates the wrong name (v_out)
therefore it is impossible to join up the nets because there is no way to
connect out_v to out.
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
More information about the Libre-soc-dev