[Libre-soc-bugs] [Bug 605] Extend ECP5_FPGA wiki page with JTAG testing/boot procedure for Libre-SOC test chip

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Mar 1 18:58:39 GMT 2021


--- Comment #2 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
also this can be run (it uploads bytes 0x1 and 0x2 presently, needs to be given
a filename)

it can be used to talk jtagremote protocol (via openocd) so that it actually
connects directly to the FPGA (or ASIC) and uploads firmware to it.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list