[Libre-soc-isa] [Bug 940] SVP64 LD/ST auto-increment mode (working with LDST-update)

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Oct 3 17:45:18 BST 2022


https://bugs.libre-soc.org/show_bug.cgi?id=940

Luke Kenneth Casson Leighton <lkcl at lkcl.net> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                URL|                            |https://libre-soc.org/openp
                   |                            |ower/sv/ldst/

--- Comment #1 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
in LD/ST-immediate there is a mode-combination reserved, which can be used
for saying "use RA only as the EA, but write out (RA+imm) as the update".

this is a significant change as it means modifying the pseudocode:

    ea <- RA+D
    if preincrement then EA <- ea
    else                 EA <- RA
    RT -< MEM(EA, sz)
    RA <- ea

with a default "preincrement=1" in Scalar ISA

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the Libre-SOC-ISA mailing list