[Libre-soc-isa] [Bug 842] New: add Tininess-After-Rounding floating point flag -- needed for x86 and risc-v compatibility.
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Tue May 31 05:49:43 BST 2022
https://bugs.libre-soc.org/show_bug.cgi?id=842
Bug ID: 842
Summary: add Tininess-After-Rounding floating point flag --
needed for x86 and risc-v compatibility.
Product: Libre-SOC's first SoC
Version: unspecified
Hardware: Other
OS: Linux
Status: CONFIRMED
Severity: enhancement
Priority: ---
Component: Specification
Assignee: lkcl at lkcl.net
Reporter: programmerjake at gmail.com
CC: libre-soc-isa at lists.libre-soc.org
NLnet milestone: ---
OpenPower has Tininess-Before-Rounding, many widely-used architectures have
Tininess-After-Rounding instead. I think we should add a flag to allow
OpenPower to switch modes -- this is part of efficiently running x86 FP
operations on OpenPower (e.g. through qemu)
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the Libre-SOC-ISA
mailing list