[Libre-soc-isa] [Bug 697] SVP64 Reduce Modes

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Mar 25 13:04:49 GMT 2022


--- Comment #26 from Jacob Lifshay <programmerjake at gmail.com> ---
added python generator for tree-reduce with remap (passed in as a dict or
something else indexable)


You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list