they are subtly different when it comes to bit-slip detection, this is phase-adjustment from reading the 4 places on the incoming signals, 0 90 180 270, DDR signals are often not properly synced and you have to add manual phase delay. l.