[Libre-soc-dev] PLL integration

[Luke Kenneth Casson Leighton]

i know what it is: it's that there's no temporary / intermediary signal.  i
connect the PLL wires *directly* between two modules, and this is confusing
blif2vst.

i can fix it by creating an intermediate wire in test_issuer.

l.