[Libre-soc-dev] PLL integration

[Jean-Paul Chaput]

On Wed, 2021-05-26 at 20:43 +0100, Luke Kenneth Casson Leighton wrote:
> On Wed, May 26, 2021 at 8:29 PM Jean-Paul Chaput <Jean-Paul.Chaput at lip6.fr>
> wrote:
> 
> > 
> >   I confirm it is now fixed. Hope there is no other such things,
> >   as the P&R won't see them as errors.
> > 
> 
> normally, we would run simulations to catch them - except this is a
> black-box.  and a pretty critical one.

  Ha. No, I was meaning "in the rest of the test issuer"...

  The PLL may be one of the most safe part of the chip. It has been
  completely simulated at spice level (and proved ok). And Dimitri has
  a long experience in those kind of design.

  Now that I also have manually and one by one checked the connexions
  I'm pretty confident that it is working.

> i'm tempted to suggest bypassing the PLL - still including it - but
> treating it entirely as a separate unit to which TestIssuer is **NOT**
> connected.
v
-- 

      .-.     J e a n - P a u l   C h a p u t  /  Administrateur Systeme
      /v\     Jean-Paul.Chaput at lip6.fr
    /(___)\   work: (33) 01.44.27.53.99              
     ^^ ^^    cell:      06.66.25.35.55   home: 09.65.29.83.38

    U P M C   Universite Pierre & Marie Curie
    L I P 6   Laboratoire d'Informatique de Paris VI
    S o C     System On Chip