[Libre-soc-dev] [Git][vlsi-eda/coriolis][devel] 11 commits: In NetBuilderHV::_do_xG_1M1(), less rigid topology for straight vertical.
Jean-Paul.Chaput at lip6.fr
Sat Jun 12 15:55:46 BST 2021
The bug you where encountering was more likely to be this one:
1733b51 Fix bad index in Track::repair().
On Sat, 2021-06-12 at 15:43 +0100, Luke Kenneth Casson Leighton wrote:
> On 6/12/21, Jean-Paul Chaput (@jpc) <gitlab at gitlab.lip6.fr> wrote:
> > 68812fa0 by Jean-Paul Chaput at 2021-06-11T11:46:37+02:00
> > Fix same net gap between the two last elements of a Track.
> > * Bug: In Track::repair(), the same net gaps between the last and before
> > last track elements where overlooked. Leading to very rare DRC
> > violations.
> not so rare for nsxlib! :)
> ah yeh DRC, i can't check that. wish that were possible, oh well.
> i can re-run the build though.
> starting now.
.-. J e a n - P a u l C h a p u t / Administrateur Systeme
/v\ Jean-Paul.Chaput at lip6.fr
/(___)\ work: (33) 01.44.27.53.99
^^ ^^ cell: 06.66.25.35.55 home: 09.65.29.83.38
U P M C Universite Pierre & Marie Curie
L I P 6 Laboratoire d'Informatique de Paris VI
S o C System On Chip
More information about the Libre-soc-dev