[Libre-soc-dev] [Git][vlsi-eda/coriolis][devel] 11 commits: In NetBuilderHV::_do_xG_1M1(), less rigid topology for straight vertical.

Luke Kenneth Casson Leighton lkcl at lkcl.net
Sat Jun 12 15:43:55 BST 2021

On 6/12/21, Jean-Paul Chaput (@jpc) <gitlab at gitlab.lip6.fr> wrote:
> 68812fa0 by Jean-Paul Chaput at 2021-06-11T11:46:37+02:00
> Fix same net gap between the two last elements of a Track.
> * Bug: In Track::repair(), the same net gaps between the last and before
>     last track elements where overlooked. Leading to very rare DRC
>     violations.

not so rare for nsxlib! :)

ah yeh DRC, i can't check that.  wish that were possible, oh well.

i can re-run the build though.

starting now.


More information about the Libre-soc-dev mailing list