[Libre-soc-dev] Unexpected clock connexions.
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Thu Jun 3 16:21:44 BST 2021
On Thu, Jun 3, 2021 at 4:18 PM Staf Verhaegen (FibraServi) <
staf at fibraservi.eu> wrote:
> On 3/06/2021 17:10, Luke Kenneth Casson Leighton wrote:
> > 300 mhz driving external pin. also not enough time. this idea involves
> > adding an extra pin. that changes the number of pins. that change is
> > required in about 4 places.
> Why does sys_clk have to be an IO pin ?
getting confused. can't focus on this Staf. adding extra pins too complex.
adding extra clocks also too complex.
simplest option, bypass.
More information about the Libre-soc-dev