[Libre-soc-dev] Unexpected clock connexions.
Jean-Paul.Chaput at lip6.fr
Thu Jun 3 15:02:22 BST 2021
On Thu, 2021-06-03 at 14:44 +0100, Luke Kenneth Casson Leighton wrote:
> crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
> On Thu, Jun 3, 2021 at 2:33 PM Jean-Paul Chaput <Jean-Paul.Chaput at lip6.fr>
> > Ha. You may have got a wrong impression about clock tree & H-Tree due
> > to a trick I used to cut corners.
> probably :)
> > For the clock signals, do I read correctly that some components with
> > run at *external* clock speed (DEBUG & DMI) ?
> NO. Debug-DMI and JTAG run at the *PLL* clock.
OK. That is simpler. So all clock at PLL speed.
> but they **GENERATE** the RESET signal that is used by the REST of
> hence why i asked if the debug reset out should be an H-Tree (of some kind)
H-Tree may be good as I assume it will be used by every DFF on the chip.
> i will draw it as a diagram.
> Libre-soc-dev mailing list
> Libre-soc-dev at lists.libre-soc.org
.-. J e a n - P a u l C h a p u t / Administrateur Systeme
/v\ Jean-Paul.Chaput at lip6.fr
/(___)\ work: (33) 01.44.27.53.99
^^ ^^ cell: 06.66.25.35.55 home: 09.65.29.83.38
U P M C Universite Pierre & Marie Curie
L I P 6 Laboratoire d'Informatique de Paris VI
S o C System On Chip
More information about the Libre-soc-dev