today: connecting TestMemory to the Wishbone bus of the MMU/DCache. In the current test case the MMU goes into state PROC_TBL_WAIT and starts a cycle on the not yet connected wishbone bus. -- Tobias Platen <libre-soc[at]platen-software[dot]de>