[Libre-soc-dev] 180nm Libre-SOC single core test ASIC's memory layout diagram D5

Cole Poirier colepoirier at gmail.com
Tue Jul 28 20:40:11 BST 2020

Previous message (by thread): [Libre-soc-dev] Wiki constrain image size
Next message (by thread): [Libre-soc-dev] Mitch book chapters diagrams
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

Hi Luke,

Can you take a quick look at
https://bugs.libre-soc.org/show_bug.cgi?id=401 and let me know what
you think? Can I close it?

Cole

Previous message (by thread): [Libre-soc-dev] Wiki constrain image size
Next message (by thread): [Libre-soc-dev] Mitch book chapters diagrams
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the Libre-soc-dev mailing list