On 2020-08-10 23:11, Luke Kenneth Casson Leighton wrote: > currently, because there are 4 read and 2 write ports per INT reg, each > 64 > bit INT reg needs a THOUSAND gates, 400 of which are MUXes. You know i've been working on optimising MUX trees right ?...