[Libre-soc-bugs] [Bug 1086] ls2 verilator sim - setting up chroot and documentation

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=1086

--- Comment #15 from Andrey Miroshnikov <andrey at technepisteme.xyz> ---
(In reply to Andrey Miroshnikov from comment #13)
> (In reply to Andrey Miroshnikov from comment #12)
> >
> > Calling 'make microwatt-verilator' fails
> > %Error: Exiting due to too many errors encountered; --error-limit=50
> > 
> > The errors that are occuring at to do with the timescale:
> > %Error-TIMESCALEMOD: ls2.v:5:8: Timescale missing on this module as other
> > modules have it (IEEE 1800-2017 3.14.2.2)
>
> ...snip...
> 
> Tobias had not mentioned how he fixed it.

Finally figured it out... The Makefile was missing the "-Wno-TIMESCALEMOD"
flag.

I did see Tobias' commit which added this flag (dated 26th April 2022):
https://git.libre-soc.org/?p=ls2.git;a=commitdiff;h=0ed190756075447abdf96cb7e508e7ed92118236

But I didn't spot that the commit being used by the ls2 tutorial is from the
4th April 2022:
https://git.libre-soc.org/?p=ls2.git;a=commitdiff;h=426e2d9585cd4b1fb96a38987f97878285ee5ba7

Now that I added the flag, verilator is producing the .cpp files correctly.

Familiarising myself with the gtkwave traces for now, as the hello world didn't
run as expected.

-- 
You are receiving this mail because:
You are on the CC list for the bug.