[Libre-soc-bugs] [Bug 1039] add hardware-cycle-accurate stastistical modelling to ISACaller for an in-order core

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed May 10 16:33:30 BST 2023


--- Comment #6 from Dmitry Selyutin <ghostmansd at gmail.com> ---
insndb needs to be extended with support for keeping some information after the
assembly process took place. Right now we construct instruction on-the-fly;
once the instruction is assembled, we simply have 32 or 64 bits (depending on

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list