[Libre-soc-bugs] [Bug 762] Peripheral Pin Muxing Development

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon Jan 24 16:38:06 GMT 2022


--- Comment #12 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---

nope, this one.

* JTAG can be removed and it would be as if nothing is changed
* JTAG can be added and if not active it would be as if it was not there
* JTAG *can* be enabled and can *FULLY* control *ALL* aspects of the
  IOPad *AND* the Muxing.
* IOConn Record will (optionally) have BankSel and PU and PD added
  for this to work
* Wishbone working on the ASIC is *NOT* required for this to work

importantly, (removing JTAG from the diagram), you can see how GPIO0
plays *TWO* roles:

1) sets banksel, pullup and pulldown
2) connects wishbone-read-writeable GPIO registers I/O/OE to Bank 0 *ONLY*

the important thing here is that if any aspect of the wishbone bus fails
at least the GPIO Muxing as well as the pullup/pulldown can be tested
over JTAG.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list