[Libre-soc-bugs] [Bug 838] sync or at least statically check fields.text, power_decoder, trans/svp64, CSVs between each other

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue Aug 9 19:23:48 BST 2022


https://bugs.libre-soc.org/show_bug.cgi?id=838

--- Comment #40 from Dmitry Selyutin <ghostmansd at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #39)
> yes TX is the extra bit that turns PackedSIMD (VSX) reg
> numbers from 5-bit (32 regs) to 6-bit (64 regs).  they
> probably put the one extra bit elsewhere, leaving the
> 5 bits RA RB etc. etc. where they are to avoid the MUXes
> just for PackedSIMD [a common hardware decode tactic]

Well we might have it as an alias to Form.X. What do you think?

> ehn? how did i miss those, well-spotted :)

I think these should rather appear _before_ our custom forms. I guess
enumeration values do not value much for Form enum, just a logical thought.

> > As for unknown forms, which are present only in operands description, -- I
> > deliberately skip these for now in the code.

Well I cleaned these up. Perhaps I should drop a note to them.

> 
> you can guess what happened, can't you - earlier versions of
> Power ISA spec had those (v2.06, v2.07) and someone did a cleanup
> of the v3.1 spec but forgot to go back and clean up v3.0

I think we should contact them to tell about this; any email to reach them?

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-soc-bugs mailing list