[Libre-soc-bugs] [Bug 812] invalid access to 0x0 on startup leads to core hang

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=812

Luke Kenneth Casson Leighton <lkcl at lkcl.net> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
    NLnet milestone|---                         |NLnet.2019.02
           See Also|                            |https://bugs.libre-soc.org/
                   |                            |show_bug.cgi?id=50

--- Comment #2 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
there's higher priority items than this one.

a "workaround" is to put everything back to boot at 0x0000_0000

* set fw_addr=0x0000_0000
* in coldboot/Makefile set BOOT_MEM_BASE=0x00000000
* change this to 0x4000_0000       ddr_addr=0x00000000,      # DRAM_BASE

* make clean and make on coldboot
* in soc use "make microwatt_external_core"

that will get you back to booting at 0x0000_0000 with the
firmware block loaded into BRAM at 0x0000_0000

the plan has always been to move these to config files
(or a python module that can be named on the commandline)
and to hook them into the dynamic pinmux system (adding
JTAG, GPIO and Pin Multiplexing in one single hit)

but actually getting the peripherals up and running *at all*
has taken priority over getting that done.

if anything is a priority it would be to do that runtime
config, as a JSON file, as a mini task under bug #50

-- 
You are receiving this mail because:
You are on the CC list for the bug.