[Libre-soc-bugs] [Bug 737] in-order single-issue Power ISA 3.0 core

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Nov 17 13:42:20 GMT 2021


--- Comment #19 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
cesar i added a FetchOutput data structure, for fetch pipeline ospec():


class FetchOutput:
    def __init__(self): #, svp64_en):
        self.state = CoreState("core_fetched")
        self.raw_insn_i = Signal(32) # one raw instruction
        self.bigendian_i = Signal() # bigendian - TODO, set by MSR.BE

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list