[Libre-soc-bugs] [Bug 741] bitmanip ALU implementation

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Nov 12 01:43:32 GMT 2021


--- Comment #11 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #9)
> so instead of lut = Signal(4) it would be lut = Signal(8)
> and the assignment would either come from self.fields.FormTTI.TTI
> or just directly accessing the instruction (bearing in mind
> Power ISA spec madness)

Note that the form I added is called TI (for TernaryI) and the immediate field
is called TII (for TernaryI Immediate).

(In reply to Luke Kenneth Casson Leighton from comment #3)

I decided to leave the internal op set to OP_TERNARYI since the ALU will need
to distinguish ternary/ternaryi to correctly read either RC or the TII field --
also they will have a different number of registers, which might cause problems
with the instruction issue logic if they are assigned the same internal op.

(In reply to Luke Kenneth Casson Leighton from comment #10)
> so, the CSV can have RT now as in3 (replacing CONST_TII which should
> be removed from In3Sel)


I also fixed sv_analysis to properly handle it

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list