[Libre-soc-bugs] [Bug 517] Define JTAG pins and set up with litex for ulx3s85f

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Apr 9 22:17:04 BST 2021


--- Comment #101 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---

page 8 - Table 1

pin 4 - VCCIO - should be supplied *by the FPGA*.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list