[Libre-soc-bugs] [Bug 490] Complete peripheral set including litex for first functional POWER9 Core

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=490

--- Comment #8 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Staf Verhaegen from comment #7)
> It's up to you to decide, I do have preference to have the bidirectional
> possibility for GPIO.
> For bidirectional IO you should get have three signal ending op _i, _o and
> _oe. If I remember correctly I think TriState from migen should give these
> signals. How the value of the oe signal is best handled in Litex I leave
> that up to you.

ah excellent, so as long as migen supports that and you're happy with it
then i am too.  the last thing i wanted was to be writing migen code.

-- 
You are receiving this mail because:
You are on the CC list for the bug.