[Libre-soc-bugs] [Bug 238] POWER Compressed Formal Standard writeup

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue Nov 24 07:15:07 GMT 2020


--- Comment #82 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #81)

> One other confusing difference is that the PowerISA spec uses inclusive
> ranges, yet nmigen/Python/Rust/C++/... all use half-open ranges by default:
> low <= element < high

and if you want people to witness a mushroom cloud coming out the top of your
head: conversion of microwatt's vhdl code has inclusive hi downto lo but
vitconcatenation is expressed in the inverse order to python but numerical
constants are not.


You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list