[Libre-soc-isa] [Bug 529] scheme for supporting 16/48-bit instructions on PowerPC LE with full backward compatibility

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Nov 11 22:34:19 GMT 2020


--- Comment #4 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Luke Kenneth Casson Leighton from comment #3)
> https://libre-soc.org/openpower/sv/major_opcode_allocation/
> it's complicated but quite elegant, i like it.  i am trying to think through
> how mixed 16/32/48 would actually work.  it woukd be necessary i think to
> pop 16 bit instructions out of bytes 2+3 and leave 0+1 still at the front of
> the queue.

does this work? are there any cases where conceptually swapping bytes 0+1 with
2+3 at the memory level would not work? mixing 16/32/48 together?

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list