[Libre-soc-dev] Libre-SOC Versa ECP5 FPGA, Litex BIOS first boot
programmerjake at gmail.com
Thu Sep 3 18:02:23 BST 2020
On Thu, Sep 3, 2020, 09:46 Luke Kenneth Casson Leighton <lkcl at lkcl.net>
> On Thursday, September 3, 2020, Jacob Lifshay <programmerjake at gmail.com>
> > You really should use a screen capture program -- none of the text on
> > screen in the video was possible to read even when set to the highest
> > resolution
> ironically the capture would be identical to the sim.py run a few weeks
> the reason for the video is to show the FPGA board behind the laptop.
> screen capture can't include that. (doh)
video can be edited to switch between screen capture and camera :)
alternatively, the terminal font size can be temporarily increased to make
it legible. In any case, thanks for the neat demo!
More information about the Libre-soc-dev