[Libre-soc-dev] 180nm Libre-SOC single core test ASIC's memory layout diagram D5
colepoirier at gmail.com
Tue Jul 28 20:40:11 BST 2020
Can you take a quick look at
https://bugs.libre-soc.org/show_bug.cgi?id=401 and let me know what
you think? Can I close it?
More information about the Libre-soc-dev