[Libre-soc-bugs] [Bug 517] Define JTAG pins and set up with litex for ulx3s85f

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Oct 23 01:38:28 BST 2020


--- Comment #14 from Cole Poirier <colepoirier at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #13)
> (In reply to Jacob Lifshay from comment #12)
> > B11 is the name of one of the FPGA's solder balls directly on the chip's
> > package, (B row/column 11 column/row). look up the datasheet for your board
> > to find out the mapping between solder balls and header pins.
> ahh brilliant, that's very helpful jacob, that wouldn't have occurred to me
> that it was the actual ECP5 pad.
> ah wait.. yeah of course it is, because nextpnr-ecp5 doesn't know about PCB
> layouts, it only knows about, well... the ECP5.

Awesome thanks so much! That makes sense! Will do tomorrow.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list