[Libre-soc-bugs] [Bug 407] XICS interrupt controller is needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue Jul 28 19:26:32 BST 2020


--- Comment #13 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Cole Poirier from comment #12)
> master/LoPAR/ch_interrupt_controller.xml) That deals with PCIE interrupts?
> Sorry I'm still a little confused...

so the interrupt wires from PCIe would go *into* the source vector XICS_ICS.

e.g. bit 5 would be PCIe device 1's hardware interrupt wire.  or however it is

bit 6 of the XICS source would be connected e.g. to SPI0 and so on.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-soc-bugs mailing list