[libre-riscv-dev] daily kan-ban update 12jul2020
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Sun Jul 12 13:43:59 BST 2020
* big addition of bigendian flag throughout code (qemu, ISACaller, tests)
* started running helloworld.bin again
* fixed simple bug in PowerDecoder2, OP_B was not setting LR register write
* added LD/ST cacheing-inhibit instructions
so that's enough to get helloworld "operational" as far as running
without a UART peripheral is concerned. the next stage will be to
drop a UART peripheral (simulated or otherwise) onto the memory bus.
these are what the ld/st cache-inhibit instructions are supposed to be
used for, to access the peripheral at address 0xc0000000.
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
More information about the libre-riscv-dev