[Libre-soc-isa] [Bug 1242] SV REMAP: store REMAP indices in 4 groups of 16 64-bit SPRs (or registers)

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=1242

--- Comment #9 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #8)
> (In reply to Jacob Lifshay from comment #6)
> 
> > that's a good idea, except that it needs to *not* be the 128th register,
> > since we need to plan ahead for when we'll have more than 127 as the max
> > length.
> 
> the extra bits on 128th can expand the length in its MSB just like
> the additional bank expands the indices to 16-bit.

you missed the point, which is that when you set VL=200, which register does it
use for the 128th element? the 128th register, of course. this conflicts with
using that register for something other than an index.

-- 
You are receiving this mail because:
You are on the CC list for the bug.