[Libre-soc-isa] [Bug 1087] change pseudocode to prevent output register write only when causing a fp trap and output is in same regfile as input

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed May 24 11:20:33 BST 2023


--- Comment #28 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #26)
> current semantics of fcvttgo.:
> v = fptoint(FRB)
> if overflow and enabled:
>     # do *not* modify RT
>     CR0 = compute_rc(RT)
>     trap()

no, really don't do that.  it should be this:

v = fptoint(FRB)

if overflow and enabled:

actually, when overflow-bit is set, ISACaller already
spots that and already sets CR.SO.

and i think it reasonable to simply leave the rest of
the contents of CR0 completely alone (in the pseudocode)
and have english-language text stating "if overflow
all bits of CR0 except for CR0.SO are UNDEFINED"

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list