[Libre-soc-isa] [Bug 1071] maybe add parallel prefix sum remap mode
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Wed Apr 26 21:29:53 BST 2023
https://bugs.libre-soc.org/show_bug.cgi?id=1071
--- Comment #4 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
https://libre-soc.org/openpower/sv/remap/
3.1 Parallel Reduction Mode
Creates the Schedules for Parallel Tree Reduction.
submode=0b00 selects the left operand index
submode=0b01 selects the right operand index
it's *just* about possible to squeeze in alternative modes
without going overboard - svshape's 3rd dimension (zdim)
could in theory be used to indicate an alternative reduction
algorithm.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the Libre-SOC-ISA
mailing list