[Libre-soc-isa] [Bug 1055] update ls004 OPF RFC to include LD-ST-Shifted instructions

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Apr 12 18:59:26 BST 2023


--- Comment #3 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Jacob Lifshay from comment #2)
> missing loads: signed 8bit
> stbus needs to be stbsx

do make corrections directly but do NOT add yet more instructions.

> would be nice to have but icr if part of openpower:
> * both sign/zero extending byte reversed loads
> * byte reversed fp loads/stores

in combination with post-increment this becomes
almost 80 instructions which is alarming.


byterev GPR was only added for RADIX MMU support which
was punished severely in BE mode.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list