[Libre-soc-isa] [Bug 1053] Separate Vector CRs containing CR8-CR127 from Scalar CR containing CR0-CR7

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Apr 12 09:24:26 BST 2023


Jacob Lifshay <programmerjake at gmail.com> changed:

           What    |Removed                     |Added
                 CC|                            |programmerjake at gmail.com

--- Comment #2 from Jacob Lifshay <programmerjake at gmail.com> ---
as i mentioned in the meeting on tuesday, I think we need to specifically
permit crmove and mcrf between cr0-7 and cr8-127 because the register allocator
needs to have an inexpensive method of moving cr fields around -- this can be
restricted to svp64 scalar-mode only.

crmove a, b is cror a, b, b

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list