[Libre-soc-isa] [Bug 924] potential major opcode allocation for SVP64
    bugzilla-daemon at libre-soc.org 
    bugzilla-daemon at libre-soc.org
       
    Thu Sep 15 21:31:29 BST 2022
    
    
  
https://bugs.libre-soc.org/show_bug.cgi?id=924
--- Comment #8 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
damn, i messed up, need help reviewing this:
| 0-5 | 6 | 7 | 8-31  | 32:33 |  Description               |
|-----|---|---|-------|-------|---------------------------|
| PO9?| 0 | 0 | 0000  | 11    | RESERVED (other)          |
| PO9?| 0 | 0 | !zero | 11    | SVP64 (current and future) |
| PO9?| 0 | 1 | xxxx  | 11    | SVP64 (current and future) |
| PO9?| 0 | x | xxxx  | 01    | RESERVED (other)          |
| PO9?| 0 | x | xxxx  | 10    | RESERVED (other)          |
| PO9?| 0 | x | xxxx  | 00    | RESERVED (other)          |
| PO9?| 1 | x | xxxx  | xx    | SVP64 (current and future) |
it is a hybrid scheme that allows priority to Vectorising
"old" (existing, called "Defined Words") EXT000-063.  which
is when bit6=1, thid takes up 50% of EXT009.
the "new" setting (bit6=0) can be shared, and the idea there
is that by setting the top 2 bits to 0b11 of the Suffix NEW Primary
Opcode then it only needs another 25% of EXT009.
-- 
You are receiving this mail because:
You are on the CC list for the bug.
    
    
More information about the Libre-SOC-ISA
mailing list