[Libre-soc-isa] [Bug 960] OPF ISA External RFC ls003 - maddedu and divmod2du

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=960

Jacob Lifshay <programmerjake at gmail.com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |programmerjake at gmail.com
             Status|CONFIRMED                   |IN_PROGRESS

--- Comment #2 from Jacob Lifshay <programmerjake at gmail.com> ---
https://git.libre-soc.org/?p=libreriscv.git;a=blob;f=openpower/sv/rfc/ls003.mdwn;h=1f49463ff167180354770ceb5ddc100de7e41edd;hb=6e6902d0bfa700ccab5d640cb55d6867eff52547#l129

 129 RS is implictly defined as the same register as RC.
 130 
 131 *Programmer's Note:
 132 As a Scalar Power ISA operation, like `lq` and `stq`, RS=RT+1.

RS being defined as the same register as RC when non-svp64-prefixed is *not*
how RS is defined currently, currently RS is defined to be RT+1.

https://git.libre-soc.org/?p=libreriscv.git;a=blob;f=openpower/sv/biginteger.mdwn;h=ca6065eb035f370b0d45c1e8e62bf783eb33023d;hb=6e6902d0bfa700ccab5d640cb55d6867eff52547#l163

If we want to change the definition where RS=RC even without svp64, that's fine
with me, but that should be done everywhere, rather than just in the rfc. Also,
that should have been discussed on the mailing list or bug-tracker (if it was,
sorry i forgot).

If we don't want to change RS=RT+1, then all mentions of RS=RC need to be
deleted from the rfc, except when describing svp64's behavior or if describing
an alternative to what we currently have.

-- 
You are receiving this mail because:
You are on the CC list for the bug.