[Libre-soc-isa] [Bug 862] setvl Vertical-First mode issues with predicates, extend setvl to 64 bit

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat Jun 18 10:24:58 BST 2022


https://bugs.libre-soc.org/show_bug.cgi?id=862

--- Comment #2 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
given that VF mode only uses a single bit this is fine.  that will be a single
CRf in CR Predication.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the Libre-SOC-ISA mailing list