[Libre-soc-isa] [Bug 213] SimpleV Standard writeup needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun Jan 17 20:04:30 GMT 2021


https://bugs.libre-soc.org/show_bug.cgi?id=213

--- Comment #112 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #111)
> https://libre-soc.org/openpower/sv/svp64/appendix/
> 
> it just occurred to me that we actually need two different kinds of
> reduction:
> 
> * scalar accumulator O(VL)

assuming you mean serial reduction, where none of the per-element operations
can be run in parallel (except for a few special cases).

> * vector tree-based map-reduce O(VL log VL)

parallel reduction

> 
> the first is dead simple to identify:
> 
> * destination is a scalar
> * destination is one of the sources
> 
> the most obvious one there of the first type is FMA.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the Libre-SOC-ISA mailing list