[Libre-soc-isa] [Bug 213] SimpleV Standard writeup needed
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Tue Oct 6 21:38:11 BST 2020
https://bugs.libre-soc.org/show_bug.cgi?id=213
--- Comment #11 from Cole Poirier <colepoirier at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #10)
> (In reply to Cole Poirier from comment #9)
> they have a selection method based on the column name (see PowerDecoder2
> or more specifically DecodeInA spr_out field) however we are not
> going to do parallel/vector SPR read/writes/operations.
Interesting!
> > but it seems that all rows are 'unique',
>
> that's why i said strip the opcode, strip the comment column, strip the
> function unit column (and the sgl column). as in: destroy / remove entirely.
I remember, I did that, there were no duplicates...
> oh, and now that i look at it: strip (destroy, remove) the opcode column as
> well
>
> opcode,unit,internal op,in1,in2,in3,out,CR in,CR out,inv A,inv out,cry
> in,cry out,ldst len,BR,sgn ext,upd,rsrv,32b,sgn,rc,lk,sgl pipe,comment,form
>
> -->
>
> in1,in2,in3,out,CR in,CR out,inv A,inv out,cry in,cry out,ldst len,BR,sgn
> ext,upd,rsrv,32b,sgn,rc,lk,form
>
> we probably also don't want the "form" field, or the "inv A" or "inv out"
> or "rsrv" because those are cache-related not register-related.
>
> -->
>
> in1,in2,in3,out,CR in,CR out,cry in,cry out,ldst len,BR,sgn
> ext,upd,32b,sgn,rc,lk
>
> there's just no way that after stripping all those columns there are no
> duplicates.
This did work in constrast to the the more inclusive above set of columns.
Reduced from 259 rows to 131.
> can you drop the results into the wiki, so we can take a look.
Done here: https://libre-soc.org/openpower/opcode_regs_deduped
Although I haven't done the join with the original opcode column. Do you want
just that final product or both?
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the Libre-SOC-ISA
mailing list