[Libre-soc-isa] [Bug 560] big-endian little-endian SV regfile layout idea

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu Dec 31 02:39:35 GMT 2020


--- Comment #27 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Alexandre Oliva from comment #26)
> jacob, now add 0x80 to each of the vector elements and tell me whether r6
> should end as 0x81 or -1 ;-)
> (i.e., zero or sign extension :-)

that depends on the instruction (icr if we added a signed/unsigned bit to
svp64, we should). For mv encoded using add, it would be sign extension (i
guess), for mv encoded using or, it would be zero extension.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the Libre-SOC-ISA mailing list