[Libre-soc-dev] 128-core cpu with x86/arm/risc-v binary translation and vector/matrix units

[Tobias Platen]

On Thu, 2022-05-12 at 10:48 -0700, Jacob Lifshay via Libre-soc-dev
wrote:
> On Thu, May 12, 2022, 02:40 lkcl <luke.leighton at gmail.com> wrote:
> 
> > oo that's a good one, i wonder if the wording by the article writer
> > is
> > garbled and forgot to include "binary translation software"
> 
> 
> they're doing binary translation, i saw it on tachyum's website
> somewhere.
most likely using a software implementation or using microcode.
I know that МЦСТ is using their own ISA, and they claim to run x86
code.
> 
> Jacob
> _______________________________________________
> Libre-soc-dev mailing list
> Libre-soc-dev at lists.libre-soc.org
> http://lists.libre-soc.org/mailman/listinfo/libre-soc-dev